IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Kevin J. Ryan

Examiner:

Unknown

Serial No.:

Unknown

Group Art Unit:

Unknown

Filed:

Herewith

Docket:

303.519US2

Title:

DUAL MODE DDR SDRAM/SGRAM

INFORMATION DISCLOSURE STATEMENT

Mail Stop Patent Application Assistant Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicant respectfully requests that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicant requests that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicant with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement.

Pursuant to 37 C.F.R. §1.98(d), copies of the listed documents are not provided as these references were previously cited by or submitted to the U.S. Patent Office in connection with Applicant's prior U.S. application, Serial No. <u>09/257683</u>, filed on <u>February 26, 1999</u>, which is relied upon for an earlier filing date under 35 U.S.C. §120.

The Examiner is invited to contact the Applicant's Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

KEVIN J. RYAN

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 5

(612) 371-2109

By XV

Danny J. Padys

Reg. No. 35,635

"Express Mail" mailing label number: EV332569471US

Date of Deposit: July 30, 2003

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to The Commissioner for Patents, Mail Stop Patent Application, P.O.Box 1450, Alexandria, VA 22313-1450.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Complete if Known		
	Applicati n Number	Unknown	
	Filing Dat	Even Date Herewith	
	First Named Inv ntor	Ryan, Kevin	
	Group Art Unit	Unknown	
	Examiner Nam	Unknown	
Sheet 1 of 1	Attorney Docket No: 3	803.519US2	

		0017	ATENT DOCUMENT	<u> </u>		
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
<u> </u>	US-5,754,838	05/19/1998	Shibata, Ken , et al.	395	559	12/21/1995
	US-5,966,724	10/12/1999	Ryan, K. J.	711	105	01/11/1996
	US-6,044,032	03/28/2000	Li, W.	365	230.03	12/03/1998
· ·	US-6,044,429	03/28/2000	Ryan, K. J., et al.	710	131	07/10/1997
_	US-6,151,271	11/21/2000	Lee, Jung-bae	365	233	01/22/1999
	US-6,397,312	05/28/2002	Nakano, Masao , et al.	711	167	11/13/1997

	FOREIGN PATENT DOCUMENTS					
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		"16Mb Double Data Rate Synchronous Graphics RAM", IBM Corporation,	
<u> </u>		IBM0616328RL6A,(December 1997),pp. 1-53	
-	-	"16Mbit DDR SGRAM, 128K x 32Bit x 4 Banks Double Data Rate Synchronous	
l		Graphic RAM with Bi-directional Data Strobe", Samsung Electronics Company,	1
	_	KM432D5131, Revision 0.6, Data Sheet,(April1998),pp. 1-48	
	- ,	"Chips: Samsung Announces It is Developing SDRAM-II; SDRAM-II Will	
		Succeed SDRAM for Production Systems in 1998-2001; Details Roadmap to 2.4	
		GB/s Data Bandwidth", Work-Group Computing Report, 8, (Feb. 10, 1997),p. 33	
		KIM, C.H., et al., "A 64-Mbit, 640-MByte/s Bidirectional Data Strobed, Double-	
		Data-Rate", IEEE Journal of Solid-State Circuits, Vol. 33 No.11,	
		(11/1998),pgs. 1703-1710	-
		LAMMERS, D., "Standards Battle Splits Double-rate SDRAM Vendors",	
·		Electronic Engineering Times, Full Text, Obtained from Dialog, CMP Accession	
		No. EET19970811S0001,(1997),3 p.	

EXAMINER

DATE CONSIDERED